


Round Rock MLK 13.3" Schematics Document

Broadwell ULT

2015-08-19
REV : A00


DY : None Installed
XDP: For CPU XDP Debug Port installed
PCH_XDP: For PCH XDP Debug Port installed




Round Rock MLK 13.3" Block Diagram


Project code : 4PD06F010001
PCB P/N : 15203
Revision : A00

CHARGER	
BQ24777	
44	
INPUTS	OUTPUTS
AD+ BT+	DCRATOUT
SYSTEM DC/DC	
TPS51275	
45	
INPUTS	OUTPUTS
3D3V_AUX_S5 3D3V_S5 5V_S5	DCRATOUT
CPU DC/DC	
TPS51624	
46-47	
INPUTS	OUTPUTS
DCRATOUT	VCC_CORE
SYSTEM DC/DC	
SY8206DQNC	
48	
INPUTS	OUTPUTS
DCRATOUT	1D05V_M
SYSTEM DC/DC	
SY8206DQNC & APL5338	
49	
INPUTS	OUTPUTS
DCRATOUT	1D35V_S3 1D0675V_SB DDR_VREF_S3
Load Switches	
36	
INPUTS	OUTPUTS
5V_S5 3D3V_S5	3V_S0 3D3V_S0 3D3V_S5_PCH 3D3V_M 3D3V_LAN 1D05V_MODPHY 1D05V_S0
PCB LAYER(FR4-6 Layer)	
L1:Top L6:Bottom	
L2:PWRRGN L3:Signal L4:Signal L5:PWRRGN	







Regulatory model:P47G
Regulatory Type:P47G002;Latitude 3350




Thermal Block Diagram




Audio Block Diagram






Intel-Power Up Sequence

(AC mode) Red word: KBC GPIO




(DC mode) Red word: KBC GPIO




Intel-Power Down Sequence


(AC mode) red word: KBC GPIO




(DC mode) red word: KBC GPIO





SSID = CPU



Design Guideline:
SM_RCOMP keep routing length less than 500 mils.



Layout Note: Colse to DIMM



<Core Design>



Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title	CPU (THERMAL/CLOCK/PM)
-------	-------------------------------

Size A4	Document Number
------------	-----------------


Round Rock MLK 13.3



Date: Monday, August 17, 2015

Sheet 4 of











SSID = CPU



DDI	HDMI	Display Port
DDI_TXN0	HDMI_DATA2_N	DP_LANE0_N
DDI_TXP0	HDMI_DATA2_P	DP_LANE0_P
DDI_TXN1	HDMI_DATA1_N	DP_LANE1_N
DDI_TXP1	HDMI_DATA1_P	DP_LANE1_P
DDI_TXN2	HDMI_DATA0_N	DP_LANE2_N
DDI_TXP2	HDMI_DATA0_P	DP_LANE2_P
DDI_TXN3	HDMI_CLK_N	DP_LANE3_N
DDI_TXP3	HDMI_CLK_P	DP_LANE3_P

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CPU (DDI/EDP)

Size
A4


Document Number
Round Rock MLK 13.3

Date: Monday, August 17, 2015

Sheet 8 of


Rev
A00

SSID = CPU



Layout Note: R901 should be placed within 2 inches (50.8 mm) of the processor.
Net Rule: VCC_SENSE and VSS_SENSE differential signals

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CPU (VSS)

Size
A4

Document Number



Date: Monday, August 17, 2015

Sheet 9 of 1

Rev
A00

Round Rock MLK 13.3

Layout Note:
Place these caps close to VREF_CA




Note:
If SA0_DIM0 = 0, SA1_DIM0 = 0
SO-DIMMA SPD Address is 0xA0
SO-DIMMA TS Address is 0x30

If SA0_DIM0 = 1, SA1_DIM0 = 0
SO-DIMMA SPD Address is 0xA2
SO-DIMMA TS Address is 0x32

Layout Note:
Place these Caps near DM1.


Layout Note:

Place these caps close to VREF_CA
M_VREF_CA_DIMMB




Layout Note:


Place these caps close to VREF_DQ
M_VREF_DQ_DIMMB



Place these caps
close to VTT1 and VTT2.



DQS1	DQ0	M_B_DQ8
	DQ1	M_B_DQ14
	DQ2	M_B_DQ10
	DQ3	M_B_DQ11
	DQ4	M_B_DQ12
	DQ5	M_B_DQ9
	DQ6	M_B_DQ13
DQS3	DQ8	M_B_DQ28
	DQ9	M_B_DQ29
	DQ10	M_B_DQ26
	DQ11	M_B_DQ27
	DQ12	M_B_DQ25
	DQ13	M_B_DQ24
	DQ14	M_B_DQ30
DQS5	DQ16	M_A_DQ40
	DQ17	M_A_DQ41
	DQ18	M_A_DQ46
	DQ19	M_A_DQ42
	DQ20	M_A_DQ45
	DQ21	M_A_DQ44
	DQ22	M_A_DQ47
DQS7	DQ24	M_A_DQ56
	DQ25	M_A_DQ57
	DQ26	M_A_DQ58
	DQ27	M_A_DQ59
	DQ28	M_A_DQ61
	DQ29	M_A_DQ60
	DQ30	M_A_DQ63
DQS0	DQ32	M_A_DQ4
	DQ33	M_A_DQ1
	DQ34	M_A_DQ3
	DQ35	M_A_DQ7
	DQ36	M_A_DQ5
	DQ37	M_A_DQ0
	DQ38	M_A_DQ2
DQS2	DQ40	M_A_DQ21
	DQ41	M_A_DQ20
	DQ42	M_A_DQ22
	DQ43	M_A_DQ23
	DQ44	M_A_DQ16
	DQ45	M_A_DQ17
	DQ46	M_A_DQ19
DQS4	DQ48	M_A_DQ36
	DQ49	M_A_DQ33
	DQ50	M_A_DQ35
	DQ51	M_A_DQ39
	DQ52	M_A_DQ37
	DQ53	M_A_DQ32
	DQ54	M_A_DQ34
DQS6	DQ56	M_A_DQ52
	DQ57	M_A_DQ49
	DQ58	M_A_DQ48
	DQ59	M_A_DQ53
	DQ60	M_A_DQ51
	DQ61	M_A_DQ55
	DQ62	M_A_DQ54
DQS6	DQ63	M_A_DQ50





<Core Design>

DELL Wistron Corporation
21F, 88, Sec. 1, Hsin 1st Rd, Neihu,
Taipei Hsien 221, Taiwan, R.O.C.

File: **DDR3L-SODIMM**
Size: A2 Document Number: **Round Rock MLK 13**
Date: Monday, August 17, 2015 Sheet: 13

SSID = MEMORY






<Core Design>

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **CPU (/DDI/PCI)**
Size: A3 Document Number: **Round Rock MLK 13**
Date: Monday, August 17, 2015 Sheet 15 of 15



SSID = PCH


USB2.0 Table

Pair	Device
0	USB port 1 (USB Charger)
1	USB port 2 (Win Debug)
2	WWAN
3	WLAN (BT)
4	N/A
5	CAMERA
6	Touch Panel
7	N/A

Broadwell ULT: ---
USB Ext. port 1
External debug port use on Broadwell ULT

USB3.0 Table

Pair	Device
1	USB port 1
2	USB port 2
3	WWAN
4	N/A




<Core Design>

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **CPU (PCIE/USB)**
Size: A3 Document Number: **Round Rock MLK 13**
Date: Monday, August 17, 2015 Sheet 16 of 16


Eletro-X








PCIECLKRQ1# and PCIECLKRQ2#
Support S0 power only



Eletro-X




SSID = PCH






TLS CONFIDENTIALITY	
HIGH	ENABLE
LOW(DEFAULT)	DISABLE

EDS no ask GPIO9 required external PH





No Reboot Strap	
HDA_SPKR	Low = Default High = No Reboot



BOOT BIOS Strap	
GPIOS6	BOOT BIOS Location
0	SPI (Default)
1	LPC

TOP-BLOCK SWAP OVERRIDE
GPIO66
HIGH pop R20545
LOW pop R2051 (DEFAULT)


DIMM Detect	
HIGH	1 DIMM
LOW	2 DIMM



<Core Design>




Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		CPU (GPIO/CPU)		
Size A3	Document Number	Round Rock MLK 13		
Date: Monday, August 17, 2015	Sheet 20 of 20			

Eletro-X

Eletro-X





<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CPU (RSVD)

Size
A4

Document Number


Round Rock MLK 13.3

Date: Monday, August 17, 2015

Sheet 22 of 40



SSID = PCH



<Core Design>

DELL Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title
CPU (VSS)

Size A3 Document Number
Round Rock MLK 13


Date: Monday, August 17, 2015 Sheet 23 of 23

SSID = Flash.ROM



SPI ROM Equal length need to less than 500mil



Schematic Design Checklist
Single Device: 15
Multiple Devices: 33 per branch




SYSTEM SPI ROM



Layout Note: Close to U2501 Pin 8

SSID = RTC




<Variant Name>

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title Flash/RTC
Size A3 Document Number Round Rock MLK 13.3*100
Date: Monday, August 17, 2015 Sheet 25 of 25


SSID = Thermal



Layout Note: Close to EC

Layout Note: Place to CPU


Both DXN and DXP routing 10 mil trace width and 10 mil spacing.



Layout Note: Close to EC

Layout Note: Place to DIMM


Both DXN and DXP routing 10 mil trace width and 10 mil spacing.



Layout Note: Close to EC


Layout Note: Place to V.R

Both DXN and DXP routing 10 mil trace width and 10 mil spacing.



Layout Note:

Signal Routing Guideline:
Trace width = 15mil



<Core Design>



Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Thermal/Fan


Size
A4

Document Number


Round Rock MLK 13.3"

Date: Monday, August 17, 2015

Sheet 26 of




Eletro-X






SSID = AUDIO


Speaker 2W/ch



Combo Jack



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size A4


Date: Monday, August 17, 2015

Document Number


Sheet 29 of

Speaker/HPMIC CONN




Round Rock MLK 13.3"








Layout:
* Place C3021 to C3024 close to each VDD10 pin--3, 8, 22, 30



Layout:
* Place C3007 and C3008 close to each VDD33 pin-- 11, 32



If use Intel LAN
need add pull high resistance








RTL8111HSD-CGT
071.8111H.M001
SWR mode
10/100/1000M

<Core Design>

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title: **LAN**
Size: A3 Document Number: **Round Rock MLK 13.3"**
Date: Monday, August 17, 2015 Sheet 30 of 30

SSID = LOM






Layout note:
30 mil spacing between MDI differential pairs.

Layout note:
30 mil spacing between MDI differential pairs.




Eletro-X

17,58,59 PLTRST_MMI# >>> R3201 1 0R0402-PAD-2-GP PCIE_CARD_PLT_RST#






HOST_SD_WP#	SDWP_Q	SDWP	STATUS
High	High	High	Write Protect(SD LOCK)
	Low	Low	Write Enable
Low	High	High	Write Protect(SD& FW LOCK)
	Low	High	Write Protect(FW LOCK)




Title		Card Reader		
Size	Document Number			
A3	Round Rock MLK 13.3"		Rev	
Date: Monday, August 17, 2015		Sheet	32 of	400

Eletro-X









DELL


Title		Card Reader CONN	
Size	Document Number		
A3		Round Rock MLK 13.3"	
Date:	Tuesday, August 18, 2015	Sheet	33



SSID = USB



Eleto-X




PI5USB2544 Device Control Pins Truth Table


CTL1	CTL2	CTL3	ILIM_SEL	MODE	Current Limit Setting	Comment
0	0	0	0	Discharge	NA	OUT held low
0	0	0	1	Discharge	NA	
0	x	1	x	DCP_Auto	ILIM_HI	Data lines disconnected
0	1	0	0	SDP1	ILIM_LO	Data lines connected
0	1	0	1	SDP1	ILIM_HI	
0	1	1	0	DCP_Auto	ILIM_HI	Data lines disconnected
0	1	1	1	DCP_Auto	ILIM_HI	Data lines disconnected
1	0	0	0	DCP_Shorted	ILIM_LO	Device forced to stay in DCP BC1.2 charging mode
1	0	0	1	DCP_Shorted	ILIM_HI	
1	0	1	0	Divider-1A	ILIM_LO	Device forced to stay in Divider-1A charging mode
1	0	1	1	Divider-1A	ILIM_HI	
1	1	0	0	SDP1	ILIM_LO	
1	1	0	1	SDP1	ILIM_HI	Data lines connected
1	1	1	0	SDP2 ⁽¹⁾	ILIM_LO	
1	1	1	1	CDP ⁽¹⁾	ILIM_HI	Data lines connected

Note:
(1) No OUT discharge when changing between 1111 and 1110.


Eletro-X



Main Func = Charger



SSID = PWR.Plane.Regulator_1p05v



Design Current = 3.634A
5.451A<OCP<6.5412A

OCP setting	
High	12A
Float	8A
Low	6A

$$V_o = 0.6 \times (1 + R_1/R_2) \\ = 0.6 \times (1 + 75/100) \\ = 1.05V$$


<Core Design>

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title: **SY8206 1D05V M**

Size A3 Document Number: **Round Rock MLK 13**


Date: Monday, August 17, 2015 Sheet 48 of 48




eDP CONNECTOR



Camera Power



INVERTER POWER




<Core Design>

SSID = VIDEO

HDMI CONNECTOR

Close to HDMI Connector



<Variant Name>

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title: **HDMI Level Shifter/Connector**

Size: A3 Document Number: **Round Rock MLK 13.3"**

Date: Monday, August 17, 2015 Sheet 54 of 54

Eleetro-X

SSID = VIDEO



Schematic check list
no need pull-up
Remove R5508

Source-Side Mini DisplayPort Connector Pin Assignment					
Top Row			Bottom Row		
Pin Number	Signal Type	Pin Name	Pin Number	Signal Type	Pin Name
1	GND	GND	2	In	Hot Plug Detect
3	Out	ML_Lane 0 (p)	4	CONFIG	CONFIG1
5	Out	ML_Lane 0 (n)	6	CONFIG	CONFIG2
7	GND	GND	8	GND	GND
9	Out	ML_Lane 1 (p)	10	Out	ML_Lane 3 (p)
11	Out	ML_Lane 1 (n)	12	Out	ML_Lane 3 (n)
13	GND	GND	14	GND	GND
15	Out	ML_Lane 2 (p)	16	I/O	AUX_CH (p)
17	Out	ML_Lane 2 (n)	18	I/O	AUX_CH (n)
19	GND	GND	20	PWR Out	DP_PWR

INPUT		SWITCH	
OE#	S		
L	L	nA to nB1	
L	H	nA to nB2	
H	X	Switch Off	

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size A3


Date: Monday, August 17, 2015

Document Number

Sheet 55 of

Mini Display Port

Round Rock MLK 13.3"



<Core Design>


Wistron Corporation

 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title

HDD
Size
A4

Document Number

Round Rock MLK 13.3" A00


Date: Monday, August 17, 2015

Sheet 56 of 110


Eletro-X





SSID = WIRELESS NGFF(WWAN/SSD)



SSID =WIRELESS



PIN	62.10034.561 Micro SIM PinDefine
C1	VCC
C2	RST
C3	CLK
C4	Reserve
C5	GND
C6	VPP
C7	I/O
SW	SIM Card Detect
8	PTH GND
9	PTH GND
10	PTH GND
11	PTH GND



<Core Design>



Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

uSIM


Size


Document Number

Round Rock MLK 13.3"


Date: Monday, August 17, 2015

Sheet 60 of 60








SSID = KBC SSID = Touch.Pad



TouchPad Connector





KBC SMSC ECE1117c



MB Pin NO.	Description	Module Pin NO.
32	Diagnostic	1
31	KSI [7] :S8	2
30	KSI [6] :S7	3
29	KSI [4] :S5	4
28	KSI [2] :S3	5
27	KSI [5] :S6	6
26	KSI [1] :S2	7
25	KSI [3] :S4	8
24	KSI [0] :S1	9
23	KSO [5] :D6	10
22	KSO [4] :D5	11
21	KSO [11] :D8	12
20	KSO [6] :D7	13
19	KSO [12] :D9	14
18	KSO [3] :D4	15
17	KSO [1] :D2	16
16	KSO [2] :D3	17
15	KSO [0] :D1	18
14	KSO [16] :D13	19
13	KSO [20] :D17	20
12	KSO [19] :D16	21
11	KSO [17] :D14	22
10	KSO [18] :D15	23
9	KSO [13] :D10	24
8	KSO [15] :D12	25
7	KSO [14] :D11	26
6	NC	27
5	NC	28
4	GND	29
3	Caps Lock LED	30
2	GND	31
1	F4 LED	32

Internal KeyBoard Connector



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd.
Taipei Hsien 221, Taiwan, R.O.C.

File

Size

Document Number

Date

Monday, August 17, 2015

Sheet

62

Key Board/Touch Pad


Round Rock MLK 13

«Core Design»

2015

Eleto-X


SSID = DEBUG PORT



<Core Design>


DELL		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Debug connector			
Size	Document Number		
Round Rock MLK 13.3"			
Date:	Monday, August 17, 2015	Sheet	65 of

```
Note
- no via, trace, under the sensor (keep out area around 2mm)
- stay away from the screw hole or metal shield soldering joints
- design PCB pad based on our sensor LGA pad size (add 0.1mm)
- solder stencil opening to 90% of the PCB pad size
- mount the sensor near the center of mass of the NB as possible as you can
```




Vender suggest, reserve to prevent error trigger

SSID = TPM



NOTE:

- 1) It is recommended to connect the TPM to the system's standby voltage to improve performance.
- 2) SPI_RST# must be asserted for at least 5 msec after VSB power-up.
- 3) VSB may come up anytime before VDD power-up, but not after VDD power-up.
- 4) SPI_RST# may be asserted together with VDD power negation, but should not at any point exceed 0.5V above the VDD power level.



<Core Design>



Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

TPM

Size	Document Number
------	-----------------

Round Rock MLK 13.3"

Date: Monday, August 17, 2015


Sheet	88	of
-------	----	----



Eletro-X

SSID = CPU_XDP


CPU_XDP





SSID = User.Interface

TOUCH PANEL POWER

84.02130.031 only for layout




TOUCH PANEL CONNECTOR




EV follow ARD

Lid Close



Firmware SW



	A	B
ME_FWP	Low Normal Operation (Default)	High Override


<Core Design>

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title
Size Document Number
Date: Tuesday, August 18, 2015 Sheet 98 of 100

Function Button

Round Rock MLK 13.3



	VGA_ID0
Discrete	0
UMA	1




<Core Design>

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **SIO - ECE1099**

Size: A3 Document Number: **Round Rock MLK 13.3**

Date: Monday, August 17, 2015 Sheet 99 of 100



<Core Design>


DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **EMI Capacitors2**

Size: Document Number


Date: Monday, August 17, 2015 Sheet 86 of 140


Rev: A00



Eletro-X

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Size A4		Document Number	
Date: Monday, August 17, 2015		Sheet 10 of 10	
		CPU (Power CAP1) Round Rock MLK 13.3	



4

USB2.0 MCP Side

1

USB3.0 MCP Side

4	N/A
---	-----

PCIE Table

1	NA
---	----

SATA Table

2	NA	
---	----	--



Eleto-X

Eletro-X

Eleto-X

